A novel decoupling technique for CMOS gate with strongcoupled components is presented. The feedback structure is reduced to a unidirectional one, which facilitates the fast-timing simulation. Based on the waveform relaxation technique, the decoupling principles and procedures are discussed in detail. Most of the factors, which influence the operation of the strong-coupled components, are taken into account. The proposed method is validated by SPICE simulation.
INTRODUCTION
The current trend on VLSI design gives growing demand for the fast and accurate simulation. Many papers on the modeling of CMOS gates have been published [1] [2] . Nabavi-Lishi and Rumin [1] used a semi-empirical method converting a simple CMOS gate to an inerter. Chatzigeorgiou et al., [2] mapped a complex gate to the NAND or NOR gate structure and then convert it to an equivalent inverter. Both methods, however, are not applicable for CMOS gates with strong-coupled components (SCC) such as flipflops.
Generally, CMOS digital circuits are unidirectional. This simplifies the circuit analysis because the circuit can be broken into many blocks and analyzed independently. When the feedback structure is involved, however, simple partitioning technique is no longer valid. In this paper, we propose a decoupling technique to solve the transistor-level feedback effect. The proposed analytical model clearly shows the influence of the design characteristics of the SCC gate. After decoupling, the conventional gate modeling and fast-timing simulation methods can be applied, and some circuit analyses and optimizations can be carried out directly without the complications associated with simulation. Figure 1 shows the typical cross-coupled inverters driven by another inverter. The parasitic capacitances are also shown. C mid is the drain junction capacitances of inverters INV1 and INV3. It also includes the local interconnect capacitance C int (not shown in Fig.1 ). C L consists of the drain junction capacitance of INV2, interconnect capacitance, and fan-out loading. 
CHARACTERIZATION OF CMOS GATE WITH SCC

DECOUPLING TECHNIQUE FOR CMOS GATES WITH SCC
For the circuit in Fig. 1 , the differential equations at V mid node and V o node are derived using Kirchoff's current law 
Note that C t and C o are the capacitance at V mid node and V o node, respectively.
To account for the output response after the feedback loop is broken, the characteristics of the differential equations in (1) and (2) must be maintained. In this case
• The gate-to-drain capacitance of INV2 is increased to (1) and (2) 
Slope of the Output Waveform
Considering the input falling edge (V in = V dd -kt, where k = V dd / T f , T f is the input fall time), the slope of the output waveform is given by k o = 0.8V dd /τ, where τ is defined from 90%V dd to 10%V dd . As mentioned before, τ is a weak function of the input transition time. Once the circuit configuration is given, only several output transition times are needed to set up a look-up 
t o at the Output Waveform
Before the transition of the output voltage, two effects contribute to the output waveform. One is the gate-drain feed-forward effect.
Another is the holding effect of INV3, as mentioned in Sec. 2. These two effects delayed the output transition until the input changes significantly. Therefore, the time point t o at V o = 0.9V dd can be obtained with the circuitry in Fig. 3 , where V o ' is set to be a DC source around 0.95V dd to account for the HIGH output voltage during t ≤ t o . This method is demonstrated in Fig. 4 , where the close-loop circuit represents the circuit with feedback ( Fig. 1.) and the open-loop circuit represents the decoupled circuit in Fig. 3 . It's clear that their output waveforms before the point (t o , 0.9 V dd ) are almost identical, and so are V mid waveforms. This method provides good accuracy for most circuit configurations, except when a large loading is driven by a weak gate. Usually, since C m2 + C m3 << C t , the coupling between (1) and (2) is very weak. Also note that the time interval of interest is 
ANALYTICAL SOLUTIONS OF t O
In order to solve (2) and (3) analytically, the n th -power MOS model is employed [5] . Since V o ' is a DC HIGH voltage, M p3 is always cut-off and its effect is neglected.
Solving V mid Waveform from (3)
Region I: M n1 and M n3 are in the linear region and M p1 is cut-off. Since undershoot of V mid is weak, V mid is set to 0. The constants α na , α nb and α nc are the coefficients of the Taylor expansion of the drain saturation current of M n1 . The time point T nopt is selected to be the middle point between T satn1 and T offn1 . Since the saturation region of M n1 is narrow. This Taylor expansion provides good accuracy. The integration constant u 23 is solved straightforward from (6) using the BC from the previous region. Similarly, the point (T offn1 , V midoffn1 ) is calculated from (6) and used as the BC for the next region. 
Solving V o for t o from (2)
Using the results derived in Sec. 4.1, the differential equation in (2) is solved analytically for the output waveform. To keep the accuracy of the V mid waveform while simplify the solving process, the piecewise-linear of V mid is employed. The solving process of (2) is similar to that in Sec. 4.1 but much more simple because only one inverter is involved, and the solving process stops as long as V o drops below 0.9V dd .
RESULTS AND DISCUSSIONS
The proposed decoupling method is evaluated with TSMC 0.18 µm technology. The proposed approach can be used in many CMOS gates with SCC, such as CMOS D latch and domino logic gates [3] . After decoupling, these gates are changed to be unidirectional, and the conventional gate modeling and fast-timing simulation methods can be employed. In some cases, when the fast analytical estimation is needed, the linear-estimated output V o ' is used directly. Figure 6 shows the examples of using the linear V o ' for delay analysis. It's clear that for the certain circuit configuration, the delay increases as the input transition time becomes longer because t o is postponed, which is also seen in Fig. 5 . The proposed results in Fig. 6 are very close to the SPICE simulation results. 
SUMMARY
A decoupling technique for CMOS gate with SCC is presented. The characteristics of the feedback structure are analyzed. Based on the node differential equations, the feedback loop is decoupled with the waveform relaxation technique. The linear-estimated output, which is calculated from the look-up table and the analytical analysis, is used as the extra input for the decoupled gate. Good agreement with the SPICE simulation results is obtained. The proposed method can be used for analytical analysis and fast-timing simulation of CMOS SCC gates.
